Home  >  Article  >  Technology peripherals  >  Samsung announced the completion of 16-layer hybrid bonding stacking process technology verification, which is expected to be widely used in HBM4 memory

Samsung announced the completion of 16-layer hybrid bonding stacking process technology verification, which is expected to be widely used in HBM4 memory

WBOY
WBOYforward
2024-04-07 21:19:13841browse

According to reports, Samsung Electronics executive Dae Woo Kim said that at the 2024 Korean Microelectronics and Packaging Society Annual Meeting, Samsung Electronics will complete the verification of the 16-layer hybrid bonding HBM memory technology. It is reported that this technology has passed technical verification. The report also stated that this technical verification will lay the foundation for the development of the memory market in the next few years.

Dae Woo Kim said that Samsung Electronics has successfully manufactured a 16-layer stacked HBM3 memory based on hybrid bonding technology. The memory sample works normally and the 16-layer stacked hybrid bonding technology will be used in the future. Mass production of HBM4 memory.

三星宣布完成 16 层混合键合堆叠工艺技术验证,有望在 HBM4 内存大面积应用
▲ Picture source The Elec, the same below
Compared with the existing bonding process, hybrid bonding does not require DRAM memory Adding bumps between layers, instead connecting the upper and lower layers directly copper-to-copper,

can significantly increase the signal transmission rate, and is more suitable for the high bandwidth requirements of AI computing.

Hybrid bonding can also reduce the DRAM layer spacing, thereby reducing the overall height of the HMB module, but it also faces the problem of insufficient maturity and expensive application costs.

Samsung Electronics adopts a two-legged strategy in terms of HBM4 memory bonding technology, simultaneously developing hybrid bonding and traditional TC-NCF processes.

Based on the picture below and previous reports on this site,

The module height limit of HBM4 will be relaxed to 775 microns, which is conducive to the continued use of TC-NCF.

三星宣布完成 16 层混合键合堆叠工艺技术验证,有望在 HBM4 内存大面积应用
Samsung is working hard to reduce the wafer gap in the TC-NCF process, aiming to reduce this height to less than 7.0 microns in HBM4.

This technology also faces doubts. Dae Woo Kim fired back, saying that Samsung Electronics’ solution is more suitable for high-stack modules with 12 to 16 layers than competitor SK Hynix’s MR-RUF.

The above is the detailed content of Samsung announced the completion of 16-layer hybrid bonding stacking process technology verification, which is expected to be widely used in HBM4 memory. For more information, please follow other related articles on the PHP Chinese website!

Statement:
This article is reproduced at:ithome.com. If there is any infringement, please contact admin@php.cn delete